W948D6FB / W948D2FB
256Mb Mobile LPDDR
7.7.1 Precharge Command
CK
CK
CKE
(High)
CS
RAS
CAS
WE
Address
All Banks
A10
One Bank
BA0,BA1
BA
= Don't Care
BA=BANK Address
(if A10 = L,otherwise Don't Care)
7.8 Auto Precharge
Auto Precharge is a feature which performs the same individual bank precharge function as described above, but
without requiring an explicit command. This is accomplished by using A10 (A10 = High), to enable Auto Precharge in
conjunction with a specific READ or WRITE command. A precharge of the bank / row that is addressed with the
READ or WRITE command is automatically performed upon completion of the read or write burst. Auto Precharge is
non persistent in that it is either enabled or disabled for each individual READ or WRITE command.
Auto Precharge ensures that a precharge is initiated at the earliest valid stage within a burst. The user must not
issue another command to the same bank until the precharing time (t RP ) is completed. This is determined as if an
explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type in the
Operation section of this specification.
7.9 Refresh Requirements
LPDDR SDRAM devices require a refresh of all rows in any rolling 64ms interval. Each refresh is generated in one of
two ways: by an explicit AUTO REFRESH command, or by an internally timed event in SELF REFRESH mode.
Dividing the number of device rows into the rolling 64ms interval defines the average refresh interval (t REFI ), which is
a guideline to controllers for distributed refresh timing.
7.10 Auto Refresh
AUTO REFRESH command is used during normal operation of the LPDDR SDRAM. This command is non
persistent, so it must be issued each time a refresh is required.
The refresh addressing is generated by the internal refresh controller. The LPDDR SDRAM requires AUTO
REFRESH commands at an average periodic interval of t REFI.
Publication Release Date : Oct, 15, 2012
- 40 -
Revision : A01-004
相关PDF资料
W949D2CBJX5E IC LPDDR SDRAM 512MBIT 90VFBGA
W971GG6JB25I IC DDR2 SDRAM 1GBIT 84WBGA
W971GG8JB-25 IC DDR2 SDRAM 1GBIT 60WBGA
W9725G6IB-25 IC DDR2-800 SDRAM 256MB 84-WBGA
W9725G6JB25I IC DDR2 SDRAM 256MBIT 84WBGA
W9725G6KB-25I IC DDR2 SDRAM 256MBIT 84WBGA
W972GG6JB-3I IC DDR2 SDRAM 2GBITS 84WBGA
W9751G6IB-25 IC DDR2-800 SDRAM 512MB 84-WBGA
相关代理商/技术参数
W948D2FBJX5ETR 制造商:Winbond Electronics Corp 功能描述:256M MDDR, X32, 200MHZ
W948D2FBJX5I 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR SDRAM 256M-Bit 8Mx32 1.8V 90-Pin VFBGA 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W948D2FBJX5I TR 制造商:Winbond Electronics Corp 功能描述:256M MDDR, X32, 200MHZ, INDUST
W948D2FBJX6E 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR SDRAM 256M-Bit 8Mx32 1.8V 90-Pin VFBGA 制造商:Winbond Electronics 功能描述:LOW POWER DRAM 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W948D2FBJX6ETR 制造商:Winbond Electronics Corp 功能描述:256M MDDR, X32, 166MHZ, 65NM
W948D2FBJX6G 制造商:WINBOND 制造商全称:Winbond 功能描述:256Mb Mobile LPDDR
W948D6FB 制造商:WINBOND 制造商全称:Winbond 功能描述:256Mb Mobile LPDDR
W948D6FBHX5E 功能描述:IC LPDDR SDRAM 256MBIT 60VFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:闪存 存储器类型:闪存 - NAND 存储容量:4G(256M x 16) 速度:- 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:48-TFSOP(0.724",18.40mm 宽) 供应商设备封装:48-TSOP I 包装:Digi-Reel® 其它名称:557-1461-6